Click here for Month or List views

Cliquez ici pour les vues Mois ou Liste

Loading Events

« All Events

  • This event has passed.

Designing for Power Integrity: Status, Challenges and Opportunities

March 20, 2013 @ 6:00 pm - 8:00 pm

Since the mid-1990s, designers have been developing sophisticated methods for managing power integrity in packages and printed circuit boards which has had a direct impact on the signal integrity of systems. These have included items such as developing design parameters such as target impedance, developing repeatable frequency domain characterization methods, pushing the EDA vendors to improve the capability of the design tools, developing new devices such as EBGs to improve isolation, developing embedded capacitance layers to name a few. However, the designers are continuing to face challenges where the noise on the power distribution is beginning to over shadow the signals in fast switching environments arising in high speed computing systems. These challenges are often times opportunities for university research that can lead to interesting and often times innovative solutions. This talk will cover a review of the past developments in this area and will focus on the present challenges and potential solutions in the area of power delivery.

Speaker(s): Dr. Madhavan Swaminathan,

Location:
Room: EV2.260
Bldg: Concordia University, EV Building
1515 Ste. Catherine West
Montreal, Quebec

Details

Date:
March 20, 2013
Time:
6:00 pm - 8:00 pm
Website:
http://meetings.vtools.ieee.org/m/17215

Organizer

[email protected]

Venue

Room: EV2.260, Bldg: Concordia University, EV Building